VLIW is an acronym for: Very Long Instruction Word. This processor architecture implements a type of instruction level parallelism; multiple words executed per processor cycle. Similar to superscalar methods and architectures, it uses several execution units (e.g. 2 multipliers), so processors can execute several instructions at once (e.g. 2 multiplications). It is well suited to problems that can be processed as Single Instruction, Multiple Data: SIMD.